




OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET _7_ OF_24_




OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET <u>8</u> OF <u>24</u>


F I G . 8










F I G . 1 1




F I G . 1 2










F I G . 1 4










F I G . 17 S1 SELECTION OF CHIP S2-(CLICK CHIP) chip E chip! chip chip chip D В COMMUNICATION COMMUNICATION GRAPHICS HIGH-SPEED PROCESSING LSI ATM test chip **>** S1 SELECTION OF FUNCTION BLOCK (CLICK FUNCTION BLOCK) CP4 S3-D Input/ SRAM DS3-DSP decoder Output в----в X-decoder MPEG4 **>**S10 degital PLL encoder/decoder cache **>**S1 ---c SRAM MPU cache **→**S2 CP4 SELECTION OF IP IN FUNCTION BLOCK S4-(CLICK PLAN VIEW OF IP) FUNCTION BLOCK NAME S9< DSP IP #2 IP #3 IP #1 DS3-**>**S1 IP #5 IP #4 **→**S3




OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET <u>17</u> OF <u>24</u>












OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET _21_ OF_24_



OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET _22_ OF_24



OBLON, SPIVAK, ET AL DOCKET #: 213678US2 INV: Tatsuya KUNIKIYO SHEET _23_ OF _24_



P10

SPECIFICATION LIST OF IP #001

1 . MEMORY MACROCELL(SRAM)

CYCLE TIME 1GHZ CYCLE TIME 700MHz ●HIGH-SPEED MEMORY(1port) MAXIMUM 256Kbit

●HIGH-SPEED MEMORY(2port) MAXIMUM 512Kbit

2 . CORE LINEUP

COMMUNICATION

GRAPHICS

DRAC(Direct Rambus Asic Cell),NTSC/PAL ENCODER ATM(Asynchronous Transfer Mode) DSP(Digital Signal Processing)

MOBILE

COMPUTER AND

MPEG4 ENCODER/DECODER

AGP(Accelerated Graphics Port) HIGH-SPEED INTERFACE HOME ELECTRONICS

9 \sim

G ட